The K-1008 Visable Memory is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink first and release it last. Note that the preceeding comments apply equally to the KIM board which of course contains MOS IC's also.

Jumper socket S1 is shipped with jumpers installed for board addressing between 2000 and 3FFF and the full screen enabled. If at all possible, the board should be tested in the user's system with these jumpers intact. Following testing, they may

be reconfigured as desired according to the table below:

ADDRESS RANGE	INSTALL	JUMPER	S BETWEEN	S1
2000-3FFF	1-16	3-14	6-11	
4000-5FFF	1-16	4-13	5-12	
6000-7FFF	1-16	4-13	6-11	
8000-9FFF	2-15	3-14	5-12	
A000-BFFF	2-15	3-14	6-11	
COOO-DEFE	2-15	4-13	5-12	

To blank first 4K of the screen (lines 0-101 and part of 102) install a jumper between S1-7 and S1-10. To blank the second 4K (part of line 102 and lines 103-199) install a jumper between S1-8 and S1-9. Never install both jumpers.

If desired, the user may install DIP headers wired with the jumpers or a standard 8

pole dipswitch into S1.

Connection to the KIM-1 should be as indicated in the accompanying chart. The easiest method of connection to the KIM is with an MTU model K-1005 motherboard/cardfile. Alternatively the user may obtain two 2x22 pin printed circuit board edge connectors (.156" contact spacing) such as the one supplied with the KIM and wire them together except for contact X. Wire length should not exceed 4 inches. Plug the KIM expansion connector into one of the sockets, make the indicated connections to the application connector, and make the indicated power connections. The visable memory may then be plugged into the other connector.

Note that as shipped the board requires an unregulated voltage between +7 and +12 volts to operate the logic and another unregulated voltage between +14 and +20 volts to operate the memory chips such as provided by the expansion outputs of an MTU K-1000 power supply. The on-board regulators may be bypassed by shorting the two outside pins of each regulator IC together if the user wishes to use a

regulated power source.

The video cable to the monitor should be high quality 75 ohm coax if the length exceeds 5 feet. A standard RCA phono plug is required at the VM end of the cable. For only one monitor along the cable, impedance matching at the monitor is not required. For maximum utilization of the high resolution capabilities of the Visable Memory, a video monitor or converted television is recommended. If a converted TV is used make sure that negative-going sync is expected and make doubly sure that the TV chasis is not hot!

With some monitors minor adjustment of the horizontal hold control will be necessary to obtain synchronization and to center the image horizontally. The video input level may need to be adjusted when using certain surplus computer terminal monitors. This may be accomplished with a 250 ohm pot accross the monitor video input or trial and error substitution of carbon resistors in the 50 to 250 ohm range. Excessive "swimming" of the image is either due to an external AC magnetic field such as from a computer power supply or is the fault of the monitor itself. The latter situation may be improved considerably by increasing the monitor's internal power supply filter capacitors.

After connecting the KIM, the monitor, and the power supply, the system may be turned on. The monitor should show a stable, semi-random pattern of memory contents. Adjust the horizontal hold, vertical hold, brightness, and contrast controls until a clear, stable and centered image is obtained. All corners of the image should be visable. If not adjust the monitor's height and width controls.

Pressing RESET on the KIM should initiate normal KIM operation. Set the address to 2000 and store different values there. The bit pattern in binary should show up in the upper left corner of the screen. The KIM data display should be

stable and reflect the data stored. Go to 2001 and repeat.

If all is well at this point the test program supplied with the Visable Memory should be loaded through the KIM keyboard and dumped to cassette tape. The entry point is 0200 and the program should start by showing a series of different checkerboards. After 16 checkerboards are displayed, random bit patterns are generated and checked. After 16 of these the cycle repeats but with different patterns. The program should run indefinitely without stopping. If it does stop, locations 0000 and 0001 indicate the address of the failure and address 0002 shows the bit or bits in error. The checkerboard pattern is ideal for adjusting vertical linearity of the monitor also.

At this point checkout of the Visable Memory is complete and the user may now begin to write programs for it.

# APPLICATION OF MULTIPLE K-1008 BOARDS

Besides use as a display board, the K-1008 outperforms the KIM manufacturer's 8K memory board in terms of power consumption and availability. It also does not require any external logic to connect directly to the KIM. When using multiple Visable Memories, it is advisable to remove U1, which is socketed, from all of the boards except one. This reduces address bus loading. The KIM bus is rated to drive three K-1008's and typically can easily drive four. The K-1000 power supply is rated to drive two K-1008's along with the KIM but can typically drive four of them also. In fact, the boards are tested four-at-a-time for 24 hours in this configuration.

Multiple Visable Memories may also be used for gray scale or color applications. Once synchronized, the boards will remain in perfect synchronization due to the fact that they all are synchronized to the same crystal controlled clock. Initial synchronization may be performed by force resetting the counter chains on all boards at power up. An application note detailing gray scale and

color applications will be available shortly.

## ADJUSTING THE DOT SYNC POTENTIOMETER

This adjustment was carefully made at the factory with the aid of an oscilloscope and should never require readjustment. However if the KIM display is unstable when examining VM contents or a random shimmy (not steady waver) is seen in the displayed image the pot may have fallen out of adjustment. Rotate the pot until a stable screen image is seen and the KIM data display is stable when examining a VM location. If a multimeter is available, further rotate the pot until a voltage reading at U8 pin 13 of 1.4 volts is achieved. The monitor and KIM displays should remain stable. If a meter is not available, note the extremes of rotation that provide stable displays and set the pot midway between the extremes. A spot of nail polish will serve to prevent future drifting of the adjustment.

### **SPECIFICATIONS**

Display Format: 200 lines, 320 dots per line, non-interlace Scanning Frequencies: (derived from KIM-1 crystal clock)

Horizontal: 15,625 Hz, Vertical: 60.1 Hz.

Required video bandwidth: 4 mHz minimum

Output: 1.25 V p-p composite video into 75 ohms, sync negative Adjustments: One, dot sync (factory aligned on assembled units) Power requirements: +7.5 volts unregulated .25 amp, +16 volts unregulated .25 amp.

Sockets: 16 memory IC's, address and blanking jumpers, and vector fetch gate (7430) are socketed.

Memory type: 22 pin 4K dynamic RAM, National Semi. MM5280 or equ. Access time: greater than 100NS data stable time prior to fall of Phase 2 clock

Cycle time: internally synchronized to 1.0mHz Phase 2 clock from host system

Printed circuit board: 11" wide by 5" tall exclusive of goldplated edge connector, plated-through holes

Inclusions: bare or assembled and tested board; instruction manual containing schematic, trouble-shooting tips, and memory diagnostic (fun to watch!)

Price: Assembled and tested - \$289.00

Bare board - \$40.00 Kits are not available.

Quantity discounts are available, please request on letterhead a current MTU price list.

Delivery: First retail delivery is January, 1978. Standard delivery schedule is stock to 2 weeks for retail orders.

Delivery on larger quantities is individually negotiated.

#### PIN CONNECTIONS

Signal	KIM	K-1008	Signal	KIM	K-1008
Signal  SYNC RDY PHASE 1 IRQ SET OVERFLOW NON-MASK INT. RESET DATA BUS 7 DATA BUS 6 DATA BUS 5 DATA BUS 4 DATA BUS 3	E-1 E-2 E-3 E-4 E-5 E-6 E-7 E-8 E-9 E-10 E-11 E-12	K-1008  N.C. N.C. N.C. N.C. N.C. N.C. 1008	ADDR BUS 0 ADDR BUS 1 ADDR BUS 2 ADDR BUS 3 ADDR BUS 4 ADDR BUS 5 ADDR BUS 6 ADDR BUS 7 ADDR BUS 8 ADDR BUS 9 ADDR BUS 10 ADDR BUS 11	E-B-C-E-F-H-E-N	K-1008  A B C D E F H J K L M N
DATA BUS 3 DATA BUS 2 DATA BUS 1 DATA BUS 0 K6 SING. STP. OUT +7.5 UNREG VECTOR FETCH DECODE ENAB. +5 REG. GROUND	E-12 E-13 E-14 E-15 E-16 E-17 N.C. A-J A-K E-21 E-22	13 14 15 N.C. N.C. 18 19 20 N.C.	ADDR BUS 12 ADDR BUS 13 ADDR BUS 14 ADDR BUS 15 PHASE 2 READ/WRITE READ/WRITE *+16 UNREG* PHASE 2 RAM R/W	E-N E-P E-R E-S E-T E-U E-V E-W *** E-Y E-Z	P R S T N.C. V W X Y

<sup>\*\*\*</sup> This signal must connect to the K-1008 only, not the KIM!

#### PROGRAMMING.

Programming of the K-1008 to display text and graphics is very straightforward. The display is essentially a matrix of dots with 200 rows of 320 dots per row. For addressing purposes the dots can be numbered from 0 to 63,999 with dot 0 being the upper left-hand corner dot, dot 319 being at the upper right corner, dot 320 being the leftmost dot on the next row down, and 63,999 being the lower right-hand corner dot. Eight horizontally adjecant dots make up one byte of memory with the position of the dots on the display corresponding to the position of the bits in the byte. Thus dot 0 is the leftmost bit (bit 7) of the first byte in the visable memory (generally at memory address  $2000_{16}$ ). Conversely dot 319 would be the rightmost

bit (bit 0) of the fourtieth byte (typically address 2037<sub>16</sub>).

Usually graphics programming is performed using the X-Y method of identifying a particular dot position. Although the origin of the coordinate system can be assumed to be anywhere, it is convenient to place it at the lower left corner of the display. Thus all of the displayable points are in the first quadrant and X and Y are always positive numbers. To convert from X-Y point coordinates to a dot number is a simple matter involving evaluation of the equation: DOT # = (199-Y)\*320+X. Conversion from the dot number to a byte address and bit number (assuming most significant bit is bit 0) is as follows: BYTE ADDR = VM BASE ADDR + INT(BIT #/8); BIT # = REM(BIT #/8). Going directly from coordinates to byte address and bit number is as follows: BYTE ADDR = VM BASE ADDR + (199-Y)\*40+INT(X/8); BIT # = REM(X/8). Note that the multiplication by 40 can be accomplished in steps as follows: A\*40=(A+A\*4)\*8 where multiplication by 4 and 8 is accomplished by shifting left 2 and 3 positions respectively. Divison by 8 is

Once the byte and bit addresses are found, the dot may be turned on with the logical OR instruction, turned off with an AND instruction, or flipped with an EOR instruction. It is convenient to write subroutines that accept X and Y coordinates as input and set, reset, flip, write, or read a dot. These would in turn call a subroutine to compute the byte and bit addresses from X and Y coordinates. A more sophisticated subroutine would accept the coordinates of the endpoints of a line and fill in the point's forming the closest approximation to the straight line between them. Characters may be drawn either as line segments or a dot matrix by using a font table and calls to the appropriate routine. In special cases drawing speed may be greatly increased by handling the 8 dots in a byte simultaneously.

Since the X coordinate may be as large as 319 which requires 9 bits to represent, the X coordinate must be a double-precision number. Although Y will fit into 8 bits, it too should be double precision for consistency and software compatibility with future display hardware upgrades. It is entirely possible that within two years from now we will see the introduction of a 640 wide by 400 high

display using 16K dynamic RAM's!

Although it is a lot of fun to build up graphic subroutines yourself, it is possible that some users would prefer to have the work done for them. A set of utility routines including those discussed above plus some others and a full 320x200 LIFE game are under development and will be available shortly for \$20.00 as printed, heavily commented source listings.

In the unlikely event that the Visable Memory does not work properly the following suggestions should be tried before returning the board to the factory for repair. This is to the customer's benefit since shipping delays alone often amount to two weeks even if the repairs are made immediately upon receipt at the factory.

If the display is an unsynchronized mess first try adjusting the horizontal and vertical hold controls on the monitor. Some monitors may be super sensitive about the video amplitude so try to adjust that too with the pot or resistors as previously mentioned. A long length of severely mismatched coax cable may distort the sync pulses beyond recovery so try a short length first. Try a friend's monitor or a CCTV monitor at school.

If the display outline itself is stable but the individual display dots are randomly changing and/or the KIM is unable to write and read data reliably in the VM check your power supply. Although unregulated input voltages are expected, the DC voltage minus the ripple must not be less than 14 volts and 7 volts for the memory and logic supplies respectively. If a voltmeter indicates less than 15 and 8 volts be suspicous. Try a larger filter capacitor in the power supply. If it makes any difference then that is the problem area. If the on-board regulators are bypassed, make sure that the supply voltages measured at the IC pins are within 4% of +12 and +5 and that ripple is less than 50 millivolts peak-to-peak. If the problem persists, carefully adjust the potentiometer according to the instructions on the previous page.

If the test program fails and consistantly points out the same bit at a consistently odd or even address then it is likely that a RAM chip is bad. Prior to shipment the board was continuosly checked with a similar program for 24 hours and no memory errors were allowed. Consult the accompanying chart to determine which RAM is bad and carefully remove it from the socket. Virtually any 22 pin 4K dynamic RAM with high-level clock and a 300NS access/470NS cycle speed may be substututed. Examples are MM5280 (NSC), TMS4060 (TI), 2107A, 2107B (Intel), 2604 (Sig.), and 9060 (AMD). Numbers to avoid are 2107plain and TMS4030. Also if parts are being obtained to populate a blank board it is recommended that the 2107B and the TMS4060 also be avoided. MM5280 RAM's for replacement or bare board population purposes may be obtained from MTU for \$5.00 each.

Most other failures will require sharp eyes or an oscilloscope to trace. First examine the board underside to verify that unclipped excess component leads have not bent and shorted lines together. Also check the -5 supply voltage across D4; it should be between -4.5 and -5.5 volts.

Tracing with an oscilloscope is best done by checking the counter chain first. Look at the 8mHz oscillator output and the first 3 counter stages. Then look at the phase comparator output. Adjust the pot until waveforms like the diagram are seen. Check the remainder of the horizontal counter chain and verify proper horizontal unblank and sync signals. Their period should be 64uS exactly. Check the vertical counter chain. The most significant bit of this chain should be on for 256uS and repeat just a shade faster than 60Hz. Check the load enable input to the shift register. Look at the video output signal and verify 3 distinct voltage levels with 20NS transition periods from one level to the next. The video output transistor could have been zapped if the video signal is distorted.

The memory address counter chain should be checked next. Verify proper differentiation of the vertical enable pulse and proper resetting of the address register at the beginning of each vertical sweep. Check that every stage is counting. Check the address multiplexor for proper functioning of each bit. With the KIM monitor examining a VM location synchronize the scope to board addressed (U3-6). Check that the data register is being gated onto the KIM bus at this time. Check the RAM data outputs, they should be stable just prior to data register clocking which occurs 100-150 NS before the end of phase 2.

Check the clock waveform to the RAM chips, it should be a full 12 volts in amplitude and have 25NS or less transition times. If one of the clock driver transistors is bad, replace with the identical number.

If all of this fails to locate the problem, return the board to the factory.

## PRINCIPLES OF OPERATION

The K-1008 Visable Memory is basically an 8K dynamic memory board. However instead of letting the memory refresh cycles go to waste, the data read is formatted into a video signal and sent out. Thus, depending on your point of view, it is either a dynamic board with "visable" refresh or a static video display board.

The key to the board's remarkable properties is the 6502 bus itself. A symmetrical 1.0 mHz two-phase clock is used by the KIM-1. The 6502 microprocessor really accesses memory only during Phase 2 with Phase 1 being used for setup. Thus the visable memory can use the 500NS period during Phase 1 to access the memory for display and then turn the memory over to the 6502 during phase 2. RAM chip access times approaching 300NS are required with this scheme but that figure is actually rather slow compared with modern 4K dynamic RAM standards. It is this "flip-flop" sharing between microprocessor and display that makes glitchless display quality possible under all operating conditions.

All of the board's timing is derived from an 8mHz oscillator which is phase-locked to the rising edge of PHASE 2 from the KIM. Each cycle of this oscillator represents 1 dot on the display which is also 125 NS. U10 is the voltage controlled oscillator in the phase locked loop which is just a classic Schmidt trigger R-C oscillator. The 500 ohm pot determines the oscillator's free-running frequency and is set for a nominal frequency of 8.0mHz. This simple oscillator is made to act as a voltage controlled oscillator (VCO) by connecting a resistor (2.2K) to the R-C node. Changes in current through this resistor caused by voltage changes at its free end affect the oscillator's frequency. Although the linear VCO range is only 20% or so, this is ample for locking to a fixed crystal-controlled frequency.

The phase detector is also rather unique. Since the phase angle of the lock between the on-board oscillator/counter chain and the KIM's PHASE 2 clock affects the data transfer timing, it had to be controlled more tightly than a typical exclusive-or phase detector would provide. A tri-state buffer (U8) fills the bill. A 250NS pulse at a 1.0mHz rate from the first three stages of the counter chain enables the tri-state buffer. The data input to the buffer is PHASE-2 from the KIM. Ideal timing for data transfer between KIM and VM occurs when the trailing edge of PHASE 2 occurs midway in the enable pulse. Under these conditions the output of the buffer floats for 3/4 of the cycle, is driven high for about 1/8 of the cycle, and then is driven low for the remaining 1/8 of the cycle before floating again. This wildly gyrating buffer output voltage is averaged by the low pass filter formed by R3 and C17. If PHASE 2 turns off earlier in the enable window, the buffer output high time becomes less than the low time and the low-pass filter output voltage decreases thus speeding up the VCO which corrects for the error. The converse is true if PHASE 2 becomes late. The exact equilibrium point can be changed by adjusting the 500 ohm pot, P1.

The 8.0mHz output of the oscillator is called DOT CLOCK and is used elsewhere to control generation of individual video dots. It is also fed to the counter chain which ultimately divides the 8.0mHz all the way down to 60Hz. The first three stages (part of U12) of the chain divide by 8 producing the DOT 4, DOT 2, and DOT 1 signals which are used to control the memory chip timing and loading of bytes into the video shift register for display. The remaining 6 stages (the remainder of U12 and part of U30) divide by 64 and produce the horizontal scan frequency of 15.625kHz which is a period of exactly 64uS. Decoding logic consisting of portions of U13, U31, and U16 produce two overlapping control signals. Pin 3 output of U13 is a horizontal display enable (unblank) signal. This signal is high for 40uS of the 64 and enables the generation of video data during that period. This of course represents 40 byte times or 320 bit times and sets the width of the image. Other decoding logic (parts of U31) generates a horizontal sync pulse which is 8uS wide and approximately centered in the 24uS interval that HORIZONTAL UNBLK is off. The decoded states of the counter were carefully chosen to insure that no glitches occurred on the horizontal sync pulse.

The trailing edge of the horizontal sync pulse drives the second half of the counter chain consisting of U32 and a portion of U45. Overall this counter divides by 260. Initially it starts with all 9 bits at zero. After 260 horizontal syncs it reaches a count of 260 which is detected by U31 pin 3 which then forces all 9 bits back to zero. The most significant bit of the counter (U45) is a one for only 4 horizontal sync periods so it is used as the vertical sync pulse. An exclusive-or equivalent formed from portions of U29 and U44 combines the horizontal and vertical syncs together to provide a simplified but perfectly adequate composite sync signal to the video signal generator.

U47, an inverter, and a flip-flop provide a glitch-free vertical display enable signal by decoding the second half of the counter chain. This signal is true for 200 horizontal scans and false for the remaining 60. Like the horizontal unblank and sync, vertical sync is intiated midway in the interval that vertical display enable is off. The leading edge of vertical display enable resets the memory scan address counter at the beginning of the frame through R12, R13, C33, and part of

U46.

The video shift register, U9, is clocked continuously by the 8.0mHz oscillator. Any data in the register is shifted toward the output and zeroes are shifted in. After 8 shifts the register will start outputting zeroes or black if no new data is loaded. Nand gate U15 allows new data to be loaded only when VERTICAL ENABLE is true, HORIZONTAL UNBLK is true, and the dot counter portion of the counter chain is at STATE 7. When all of these conditions are satisfied, the next 8.0mHz clock pulse loads the shift register rather than shifting it. The memory timing has been carefully set up so that data from the memory is available when the shift register needs it. Since the 76LS166 is a synchronous load device, there is no problem with the first or last dot of a byte being wider or narrower than the other dots. A fourth input to the shift register load enable gate is normally always high but 2 of the jumpers at S1 allow it to be connected to true or complement of the most significant memory address counter bit. When in one of these positions, half of the screen is blanked and the other half works normally.

The video combiner consists of a resistor network and two open-collector gates from U14. Output 8 is controlled by the composite sync source and if it is on generates an essentially zero voltage level at the base of Q7. Video black is generated if output 3 is on which is a level of about .8 volts because of R16. If both gates are off the white level of 2.5 volts, set by voltage divider R17 and R18, is produced. Emitter follower Q7 buffers the video coax cable from the realtively high impedance video combiner insuring good signal quality regardless of cable length. Series termination of the line is provided by R14. The overall video amplitude into a 75 ohm standard video cable is about 1.2 volts P-P which doubles under open circuit conditions.

The display memory address counter is 13 bits long and consists of U19, U34, and a portion of U30. Every time the video shift register is loaded with data from memory, the counter increments by one in preparation for the next memory byte. The counter is reset immediately before the first byte is displayed at the upper left corner of the screen. Note that when the display frame is complete and VERTICAL ENABLE becomes false that the counter continues to count during those times that HORIZONTAL UNBLK is true. This maintains memory refresh action during the relatively long vertical blanking period.

A 12 bit 2 input address multiplexor is formed from U20, U33, and U35. This multiplexor selects addresses from the address counter when DOT 4 is high and selects addresses from the KIM when it is low. DOT 4 is roughly the inverse of KIM PHASE 2 but occurs about 50 to 100 NS earlier. The output of the address multiplexon drives the 12 address lines of the DAM appears to 12 address the DAM appears to 12 address the DAM appears to 13 address the DAM appears to 15 address the 15 address the DAM appears to 15 address the 15 addres

multiplexor drives the 12 address lines of the RAM array.

Looking now at the KIM side of the interface, U2 buffers the upper three KIM address bus bits and provides them in their true and complement sense. One 3-input gate from U3 in conjunction with 6 of the jumper positions at S1 produces the BOARD ADDRESSED signal when the board is actually addressed. Another gate in U3 also detects address references between E000 and FFFF and generates KIM DECODE ENABLE to allow the KIM monitor ROM's to function when A-K is disconnected from ground. U1, an 8-input nand, detects references between FF00 and FFFF and generates KIM VECTOR FETCH. A germanium diode in series with the gate output simulates the open-collector gate which is required.

The KIM data bus is buffered both to and from the actual RAM array. Data from the bus passes through U6 and U4 on its way to the RAM DATA INPUT pins. The inversion of the data is cancelled by the data inversion inside the RAM itself. Data output from the RAM enters a tri-state latch which is necessary because data from the RAM's has disappeared by the time the KIM uses it. The latches have new data clocked into them at the end of every memory cycle but their contents are gated onto the KIM data bus only when the board is addressed and a write cycle is not being performed.


The memory array itself consists simply of 16 4K dynamic RAM chips of the 22 pin variety arranged in a 2 by 8 array. The primary reason for their use over other types of memory chips was cost and a long history of trouble-free reliable performance in large mainframe computers. Also they have the lowest average power consumption in this circuit of all available 4K RAM's. Although National Semiconductor MM5280's are used on factory assembled boards, many manufacturers produce compatible products. Exact details on the operation of 22 pin 4K dynamic RAM's may be found in the manufacturer's data sheets.


One signal required by the RAM chips is a clock signal that is 12 volts in amplitude. The leading edge of this signal causes the RAM's themselves to latch the state of the address inputs and hold it until clocked again. Data appears at the output after access time, which is typically 200NS, and remains until the clock returns to ground. When not clocked, the RAM's remain completely inactive, draw no power, and float their outputs. The power saver generates a clock pulse only when a memory cycle is actually needed and only clocks the row of RAM's that was actually addressed. At all other times the memory array draws no power at all. If the KIM is not accessing the board, less than 32% of the possible memory cycles are active which rises to about 81% if the KIM is in a tight loop fetching and executing solely on the VM board. An individual RAM chip will see about one half of this activity level. The result is that the memory array runs from stone cold when the KIM is executing elsewhere to just cold when fully utilized.

The clock driver circuit that accepts TTL levels from U17 and U18 and translates them to 12 volt levels is exceptionally simple, cheap, power conservative, and high in performance. Like the RAM array, the clock driver draws no power except when a clock pulse is being generated. Performance of the circuit when loaded by 8 RAM chips rivals that of \$3 driver IC's with rise and fall times of less than 25NS.

The clock timing generator uses a gate (part of Ull) and a flip-flop to generate a precise clock pulse width for the RAM chips. The power saver gating is supplied by Ul7, Ul8, and some inverters. The power saver circuit combines clock timing, BOARD ADDRESSED, HORIZ UNBLK, and the least significant memory address bit together and determines which row of RAM's should be clocked if either. Ul5 generates a write enable pulse coincident with the clock when the conditions necessary for writing are satisfied.

Two 3-terminal regulators supply regulated +5 and +12 volts from unregulated input voltages. Minimal heatsinking is necessary due to the low power consumption of the board. The 1000uF filter capacitor on the +16 unregulated input allows the K-1000 power supply to power 2 Visable Memories as well as a KIM and K-1008 DAC all simultaneously. Negative 5 for the RAM chips is supplied by a charge pump and zener diode regulator. Output 6 of U44 provides a 12 volt P-P signal at 1mHz which drives the network consisting of D2, D3, and C31 which, without D4, would produce about -11 volts. D4 reduces this to -5 volts and in doing so limits the swing at U44-6 to about 6 volts P-P.







Q2


M342 P12 *H1* 


HIS RAW -X

+12










#### PARTS LIST

```
1
        U1
                             74LS30
5
        U2, U4, U6, U16
                             74LS04
            U46
2
        U3, U11
                             74LS10
2
        U5, U7
                             74LS173
1
        U8
                             74LS368
1
        U9
                             74LS166
1
        U10
                             74LS13
3
        U12, U19, U32
                             74LS393
2
        U13, U29
                             74LS00
3
                             74LS109
        U14, U30, U45
2
        U15, U47
                             74LS20
2
        U17, U18
                             74LS55
3
        U20, U33, U35
                             74LS158
16
                             MM5280 or equivalent
        U21-U28, U36-U43
1
        U31
                             74LS08
1
        U34
                             74LS93
1
        U44
                             74LS26
1
        D1
                             1N27O OR EQU Ge DIODE
2
        D2, D3
                             1N914 OR EUQ SI DIODE
1
                             5.1V 5% .4W ZENER
        D4
1
        Q1
                             LM340T5 VOLTAGE REG.
1
                             LM341P12 VOLTAGE REG.
        Q2
2
        Q3, Q5
                             2N3646 NPN HI SPEED
2
        Q4, Q6
                             2N4916 PNP HI SPEED
1
        Q7
                             2N2907 PNP MED CURRENT AMP
1
        S1
                             16 PIN SOCKET FOR JUMPERS
                             10K 1/4 W. 5% RESISTOR
6
        R1, R4, R6, R10,
             R12, R13
2
        R2, R3
                             470 OHM 1/4 W. 5%
3
        R5, R8, R19
                             2.2K 1/4W. 5%
5
        R7, R9, R17, R18,
                             1K 1/4W. 5%
             R20
2
        R14, R15
                             68 OHMS 1/4W. 5%
1
        R16
                             220 OHMS 1/4 W. 5%
1
        C1
                             1000UF 25V. ELECTROLYTIC
1
        C2
                             10UF 16V. TANTALUM
1
        C5
                             68PF MPO DISK CERAMIC
2
        C17, C31
                             .O1UF Z5U DISK CERAMIC
3
        C19, C21, C33
                             220PF Z5U DISK CERAMIC
2
        C20, C50
                             100PF Z5U DISK CERAMIC
1
        C36
                             100UF 16V ELECTROLYTIC
1
        C51
                             100UF 16V ELECTROLYTIC
41
        C3, C4, C7-14,
                             .047UF OR GREATER 12V
             C15, C16, C18,
                                Z5U CERAMIC DISK
             c22-c30, c32,
             C34-C43,
             C45-C49
             C52-C54
                             1" SQUARE HEATSINK
        H1
1
        J1
                             RCA PHONO JACK
1
        P1
                             500 OHM OR 1K TRIMPOT
```



MEMORY CHIP - DATA BIT MAP

## VMTST K-1008 VISABLE MEMORY EQUATES AND DATA STORAGE

3			:		'EQUATES AND DATA STORAGE' D EXERCISE PROGRAM FOR THE K-1008 VISABLE MEMORY. THIS
4			;	PROGRAM	IMPLEMENTS TWO TESTS OF THE K-1008 DISPLAY BOARD.
5			;		FIRST TEST PERFORMS A GROSS CHECK OF MEMORY FUNCTION
6			;	AND DEMO	ONSTRATES THE ACCURACY OR LACK THEREOF OF THE DISPLAY
7			•		OR CIRCUITS. THE PATTERNS GENERATED ARE CKECKERBOARDS OUS SIZES. THE DISPLAY MONITOR SHOULD MAINTAIN STABLE
8			•	CANC EA	EN WITH THE LARGE WHITE AND DARK AREAS THAT MIGHT
10			:		THE DIMENSIONS OF THE RECTANGLES ARE RANDOM WITH AN
11			:		TIAL DISTRIBUTION. 16 CHECKERBOARDS ARE DISPLAYED IN
12			;	TEST 1.	
13			;		T 2 IS A MEMORY FUNCTION TEST. RANDOM BITS ARE STORED
14			•		VM IN A SCRAMBLED ORDER WHICH IS ALSO RANDOMLY
15 16			;		NED. AFTER EVERY MEMORY LOCATION IS FILLED, THE SAME ID SEQUENCE IS REGENERATED AND MEMORY CONTENTS ARE
17			:		AGAINST IT. THEN A NEW SEQUENCE IS TRIED. THIS IS
18			:		D 16 TIMES WITH A SEVERAL SECOND PAUSE BETWEEN THE WRITE
19			;	AND YER	IFY PHASE OF THE 16TH ITERATION INSERTED TO VERIFY THE
20			;		NALITY OF DYNAMIC RAM REFRESH.
21			;		S PROGRAM IS SPECIFICALLY WRITTEN TO TEST 8K OF
22 23			;		IOUS MEMORY. MODIFICATION TO TEST OTHER SIZES IS POSSIBLE  AMOUNT TESTED MUST BE A POWER OF 2.
24			•	DUI INC	ANOUNT TESTED HOST DE A FONER OF E.
25					
26			;	KIM SYS	STEM EQUATES
27	1C22		KIMMON		X'1C22 ; ADDRESS OF SAVE MACHINE STATE ENTRY POINT
	2000		VMORG	=	X'2000 : ADDRESS OF VISABLE MEMORY
	2000		VMSIZ	=	8192 ; SIZE OF VISABLE MEMORY BOARD
	001F		VMSGBT	=	X'1F ; SIGNIFICANT UPPER ADDRESS BITS FOR VM
32 33				DACE DA	AGE DATA STORAGE
	0000				0
35				- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	
36 37			;	MAIN PR	ROGRAM DATA STORAGE
	0000	0000	ERRADR:	.WORD	O ; ADDRESS OF DETECTED MEMORY ERROR
	0002		ERRBTS:		O ; ONES REPRESENT ERROR BITS
40					
	0003			.BYTE	O ; ITERATION COUNT FOR TEST 1
43	0004	w	T2ITCT:	BTIL	O ; ITERATION COUNT FOR TEST 1 O ; ITERATION COUNT FOR TEST 2
44				DATA ST	TORAGE FOR RANDOM PATTERN TEST
45			•		
		D204	RANDNO:	.WORD	
		0000	SEED:	.WORD	O ; SAVES SEED FOR VERIFY
		0000	ADDRCT:	.WORD	O ; DOUBLE BYTE ADDRESS COUNTER O ; SCRAMBLED MEMORY ADDRESS AND ERROR ADDRES
49 50		0000	SCMEMA:	.WORD	O SCHAMBLED MEMORI ADDRESS AND ERROR ADDRES
51			;	DATA ST	TORAGE FOR CHECKERBOARD TEST
52			•		
		0000	VMADR:	.WORD	
	000F		VMDATA:		O ; DATA DESTINED FOR VM
		00	CKXSZ: CKYSZ:		O ; X SIZE (WIDTH) OF CHECKER RECTANGLE O ; Y SIZE (HEIGHT) OF CHECKER RECTANGLE
20	0011	<b>.</b>	CK134:	.0116	, 1 SIZE (HEIGHT) OF CHECKER RECTARGLE

#### VMTST K-1008 VISABLE MEMORY EQUATES AND DATA STORAGE

57 0012 00 58 0013 00 59 0014 00 60 0015 00 61 62 0016 00 63	CKDTA: BYTE CKDTAY: BYTE CKDTAY: BYTE CKYCT: BYTE	0 0	; COLOR OF UPPER LEFT CHECKER RECTANGLE ; WORK COLOR DURING HORIZONTAL SCAN ; WORK COLOR DURING VERTICAL SCAN ; COUNT OF CHECKER HEIGHT DURING VERTICAL ; SCAN ; BYTE COUNT DURING HORIZONTAL SCAN
--	---	-----	---

#### VMTST K-1008 VISABLE MEMORY MAIN TEST PROGRAM

				.PAGE	'MAIN	TEST	DDAG	PDAM!
64	0017				X,500	1531	rkut.	START PROGRAM CODE AT 200
65				-	~		•	START FROMPAN CODE AT 200
66	0200	A9EO	MTEST:	LDA	#X'EO		:	INITIALIZE STACK POINTER
67	0202	9A		TXS			,	The state of the s
68	0203	D8	HILST.	CLD			:	INSURE BINARY ARITHMETIC
69								
70			;	TEST 1	16 CH	ECKER	BOAR	RD PATTERNS
71								
/2	0204	A910	MAIN:	LDA	#16		;	SET 16 ITERATION COUNT  GET AN EXPONENTIALLY DISTRIBUTED RANDOM NUMBER IN A
/3	0206	8503	*** *** *	STA	TLITCT			
74	0208	<b>208803</b>	MAINI:	JSR	RNDEXP		;	GET AN EXPONENTIALLY DISTRIBUTED RANDOM
75	กวกอ	0510		CT.	CUVCT		;	NUMBER IN A
70	0200	3068U3		21V	CKX27		•	MAKE II THE X CHECKER SIZE
78	0200	2000U3 8511		CTA	CEVEZ		•	MAKE IT THE W CHECKER CITE
79	0210	207103		JIA	CKISE		•	MAKE II THE T CHECKER SIZE
80	0215	A505		LDA	DANDNO		•	COLOR
81	0217	NA		ASLA	KANDNO		•	CULUR
82	0218	A900		IDA	#n			SET A TO ALL TERRES OF ALL ONES ACCORDING
83	021A	E900		SBC	#0		•	TO SIGN OF DANDOM MIMOED
84	021C	8512		STA	CKDTA		,	TO STOR OF KANDOM RUMBER
85	021E	207F02		JSR	CKGEN		:	GENERATE A CHECKERROARD
86	0221	200302		JSR	CKVER		:	VERIFY IT
87	0224	D03F		BNE	CKERLG		:	GO TO ERROR LOG IF ERROR
88	0226	C603		DEC	TIITCT		<b>.</b>	DECREMENT AND CHECK 16 ITERATION COUNTER
89	0228	DODE		BNE	MAIN1		;	LOOP UNTIL 16 ITERATIONS DONE
90				_				GET AN EXPONENTIALLY DISTRIBUTED RANDOM NUMBER IN A MAKE IT THE X CHECKER SIZE GET ANOTHER MAKE IT THE Y CHECKER SIZE RANDOMLY DETERMINE UPPER LEFT SQUARE COLOR  SET A TO ALL ZEROES OR ALL ONES ACCORDING TO SIGN OF RANDOM NUMBER  GENERATE A CHECKERBOARD VERIFY IT GO TO ERROR LOG IF ERROR DECREMENT AND CHECK 16 ITERATION COUNTER LOOP UNTIL 16 ITERATIONS DONE
91			;	TEST 2	16 PAS	SES W	ITH	RANDOM DATA, PAUSE IN 16TH PASS
92	0004	1005						
93	0224	A9UF	MAINIU:	LUA	#15		;	SET 16 ITERATION COUNT
94	0226	207102	MATU11.	21X	121101			NEW CASE SEE A CAMPAGE
96	0221	4505	MAINII:	U DK	RANDHO		•	NEW PASS, GET A RANDOM
97	0233	8507		CTA .	CEED		•	NUMBER IN KANDNO AND SAVE
98	0235	A506		IDA	DANONO.	L1	•	AS SEEN FOR VERIFY
99	0237	8508		STA	SEED+1	-1		
100	0239	202903		JSR	RNOGEN			GENERATE & DANKOM DATA DATTERN THE VM
101	023C	A504		LDA	TRITCT		:	TEST IF LAST PASS
102	023E	D011		BNE	MAIN15		:	SKIP OVER WAIT IF NOT
103	0240	A200		LDX	#0		:	WAIT FOR ABOUT 5 SECONDS IN A TIGHT LOOP
104	0242	A000	MAIN12:	LDY	#0		-	
105	0244	Λ910	MAIN13:	LDA	#16			
106	0246	18	MAIN14:	CLC				
107	0247	69FF		ADC	#-1			
108	0249	DOL R		BNE	MAIN14			
110	0248	88		DEY				
110	0245	UUP D		RNF	MAIN 13			
112	024E	DOE 1		DME	Ma 11110			
113	0251	A507	MATU1E.	DRE .	MATMIS		_	DECTORE DANDOM PERO FOR MERCEN SALAS
114	0251	8505	LAVIM10:	STA	DEFL		;	KESTUKE KANDOM SEED FOR VERIFY PHASE
115	0255	A508		104	CLEUTI			RANDOM DATA, PAUSE IN 16TH PASS  SET 16 ITERATION COUNT  NEW PASS, GET A RANDOM NUMBER IN RANDOM AND SAVE AS SEED FOR VERIFY  GENERATE A RANDOM DATA PATTERN IN YM TEST IF LAST PASS SKIP OVER WAIT IF NOT WAIT FOR ABOUT 5 SECONDS IN A TIGHT LOOP  RESTORE RANDOM SEED FOR VERIFY PHASE  VERIFY
116	0257	8506		STA	STEDAT	-1		
117	0259	204603		JSR	RNDVFP	•		VFRIEY
							٠,	

## YMTST K-1008 VISABLE MEMORY MAIN TEST PROGRAM

118 025C 0014 119 025E C604 120 0260 10CC 121 0262 4C0402 122 123		BNE DEC BPL JMP	RNERLG TZITCT MAIN11 MAIN	; GO TO ERROR LOG IF ERROR ; DECREMENT AND CHECK ITERATION COUNT ; LOOP UNTIL 16 ITERATIONS DONE ; REPEAT THE ENTIRE TEST WITH DIFFERENT ; DATA
12 <b>4</b> 125	;	ERROR	LOG ROUTINES	
126 0265 8502 127 0267 A500 128 0269 8500 129 0268 A50E 130 026D 8501 131 026F 4C221C	CKERLG:	STA LDA STA LDA STA JMP	ERRBTS YMADR ERRADR YMADR+1 ERRADR+1 KIMMON	; STORE ERROR BITS ; STORE ERROR ADDRESS ; GO TO KIM MONITOR
133 0272 8502 134 0274 A508 135 0276 8500 136 0278 A50C 137 027A 8501 138 027C 4C221C	RNERLG:	STA LDA STA LDA STA JMP	ERRBTS SCMEMA ERRADR SCMEMA+1 ERRADR+1 KIMMON	; STORE ERROR BITS ; STORE ERROR ADDRESS ; GO TO KIM MONITOR

## VMTST K-1008 VISABLE MEMORY CHECKERBOARD PATTERN GENERATE AND VERIFY ROUTINES

				PAGE			PATTERN GENERATE AND VERIFY ROUTINES'
140			;		BOARD PAT		
141			;			LEFT (	CORNER OF SCREEN AND GENERATES A CHECKER-
142			• ;		PATTERN.		
143			;	ENTER V	ITH CKXSZ	SET	TO CHECKER SQUARE WIDTH AND CKYSZ SET TO
144			;	CHECKER	E SQUARE H	IE I GHT	AND CKDTA SET TO 0 FOR A BLACK UPPER LEFT FOR A WHITE UPPER LEFT SQUARE. RESERVES CKXSZ, CKYSZ, CKDTA
145			;	SQUARE	OR SET TO	X'FF	FOR A WHITE UPPER LEFT SQUARE.
146			;	USES AL	L REGISTE	RS, P	RESERVES CKXSZ, CKYSZ, CKDTA
147							
148							
149	027F	A920	CKGEN:	LDA	#VMORG/25	6 :	INITIALIZE ADDRESS POINTER TO BEGINNING
150	0281	850E		STA	YMADR+1	•	OF VM
151	0283	A900		LDA	#0	•	
	0285			STA	VMADR		
	0287			LDY		•	INITIALIZE BIT COUNT
		A512		LDA	CKDTA	:	INITIALIZE BIT COUNT COPY CKDTA TO VERTICAL WORK LOCATION
	0288			STA	CKDTAY	,	COLL CERTA IO VERTICAE WORK EDUATION
156	OLOD	0314		JIN	CKDIAI		
157				CTART	ROW OF C	HECKE	BIUCKE
158			;	SIAKI /	KUN UP C	PLECKE	( DLUCKS
	0200	A511	CKGNY:	LDA	CUVCT		CCT V CLTC IN CHACT
			CKGNY:			,	SET Y SIZE IN CKYCT
	UZBF	8515		STA	CKYCT		
161							
162			;	START	HORIZON	AL SC	AN
163				. 2.2			
		A514	CKGNH:	LDA	CKDTAY		COPY VERTICAL CKDTA TO HORIZONTAL WORK
	0293			STA	CKDTAX		LOCATION
166	0295	A928		LDA	#40		INITIALIZE COUNT OF BYTES GENERATED IN
167	0297	8516		STA	HBYTCT	;	A HORIZONTAL SCAN
168							
			CKGNH1:	LDX	CKXSZ	:	SET X SIZE IN INDEX X
170	029B	A513	CKGNH2:	LDA	CKDTAX		GENERATE A DOT = TO CURRENT VALUE OF
171	029D	2A .		ROLA			CKDTAX
172	029E	260F		ROL	VMDATA	•	
	02A0			DEY		:	COUNT DOTS GENERATED
	02A1			BNE	CKGNH4	•	SKIP AHEAD IF NOT 8 YET
	02A3			LDA	VMDATA		SKIP AHEAD IF NOT 8 YET STORE A COMPLETED BYTE IN YM
	02A5			STA	(YMADR),		STORE A CONTECTED DITE IN TH
	02A7			INC	VMADR		INCREMENT VM ADDRESS
	02A9			BNE	CKGNH3	,	INCREMENT IN ADDRESS
	02AB			INC	VMADR+1		
	02AD			LDA	VMADR+1		TEST TE ENTINE UM ETILEN
	02AF			CMP			TEST IF ENTIRE VM FILLED
					#VMORG+81	-	
	0281		CKCMII.	BEQ	CKGENF	;	JUMP OUT IF SO
	0283		CKGNH3:	LDY	#6	;	RESTORE 8 BIT COUNT
	0285			DEC	HBTICI	;	JUMP OUT IF SO RESTORE 8 BIT COUNT TEST IF FINISHED WITH A HORIZONTAL SCAN JUMP IF SO
	0287			BEQ	CKGNV1	;	JUMP IF SO
	0289		CKGNH4:				DECREMENT SQUARE WIDTH COUNT
	02BA			BNE	CKGNH2	;	GO GENERATE NEXT DOT
		A513		LDA	CKDTAX	;	AT SQUARE BOUNDARY, FLIP COLOR
	O2BE			EOR	#X FF		
		8513		STA	CKDTAX		
	02C2	409902		STA JMP	CKGNH1	:	GO GENERATE NEXT DOT
192							
193			;	FINISH	VERTICAL	SCAN	

194							
195	02C5	C615	CKGNV1:		CKYCT CKGNH	;	DECREMENT SQUARE HEIGHT GO GENERATE NEXT LINE AT SQUARE BOUNDARY, FLIP COLOR
196	02C7	D0C8		BNE	CKGNH	;	GO GENERATE NEXT LINE
197	02C9	A514		LDA	CKDTAY	;	AT SQUARE BOUNDARY, FLIP COLOR
198	02CB	49FF		EOR	#X'FF		
199	02CD	8514		STA	CKDTAY		
200	02CF	8514 4C8D02		JMP	CKGNV	:	GO GENERATE NEXT LINE
201						•	
	02D2	60	CKGENF:	RTS		•	RETURN
203	OLDL		01142111			•	
204				CHECKE	RBOARD PATTER	N 1	/FR I F Y
205			į				ORNER OF SCREEN AND VERIFIES A CHECKER-
206			;		PATTERN.		John Little Co. Tallian Co. Ta
207			:	ENTED	WITH CVVC7 CE	T 1	TO CHECKER SQUARE WIDTH AND CKYSZ SET TO
			•	CHECKE	D CUINDE METO	LUT	AND CKDTA SET TO O FOR A BLACK UPPER LEF
208			•	COLLABO	OD CET TO Y	3111	FOR A WHITE UPPER LEFT SQUARE.
209			•	JUDGE I	UK SEI IU A	FF	RESERVES CKXSZ, CKYSZ, CKDTA
210			•				CH BETWEEN THE GENERATED PATTERN AND THE
211				CONTEN	THUING A MIST	יואוי ממ	TURNS WITH THE ERROR BIT SET IN A AND
212			,				
213			;	THE AL	DKESS OF THE	EK	ROR IN VMADR AND VMADR+1
214	<b>-</b>						THE TAX ARE ADDRESS OF HELD TO DESIRATE
		A920	CKVER:	LDA	#VMORG/256		INITIALIZE ADDRESS POINTER TO BEGINNING
	0205			STA	VMADR+1	;	UF VM
217	02D7	A900		LDA			
218	02D9	850D A008 A512 8514		STA	YMADR		i
219	02DB	800A		LDY	#8	;	INITIALIZE BIT COUNT COPY CKDTA TO VERTICAL WORK LOCATION
220	02DD	A512		LDA	CKDTA	;	COPY CKDTA TO VERTICAL WORK LOCATION
221	02DF	8514		STA	CKDTAY		
222							
223			;	START	A ROW OF CHE	CKEI	R BLOCKS
224							
225	02E1	A511	CKVRV:	LDA	CKYSZ	;	SET Y SIZE IN CKYCT
226	02E3	8515		STA	CKYCT		
227							
228			.;	START	A HORIZONTAL	SC	AN .
229				;			
	02E5	A514	CKVRH:	LDA	CKDTAY	:	COPY VERTICAL CKDTA TO HORIZONTAL WORK
		8513		STA	CKDTAX	:	LOCATION
		A928		LDA	#40	:	INITIALIZE COUNT OF BYTES GENERATED IN
		8516		STA	UR VTCT	•	A HORIZONTAL SCAN
		A610	CKVRH1:	LDX	CKXSZ	•	SET X SIZE IN INDEX X
		A513	CKVRH2:	LDA	CKDTAX	:	GENERATE A DOT = TO CURRENT VALUE OF
	02F1		CKTRIIE.	ROLA	ONDIAN	:	CKDTAX
230	0253	260F		ROL	VMDATA	•	
23/	0254	88			HIDNIA		COUNT DOTS GENERATED
230	0254	0010	• .	BNE	CKADRV		SKIP AHEAD IF NOT 8 YET
239	0213	0019		DNE	CKVRH4 VMDATA	:	COMPARE THE COMPLETED BYTE WITH VM
240	UZF /	ASUF		LDA	/VMADO \ V	•	CONTENTS
241	0259	2100		EOR BNE	(VMADR),Y	•	JUMP IF ERROR
242	UZFB	DOTE		JNC.	CKVERF	•	TUPDEMENT VM ADDDECC
243	UZFD	FOOD		INC	VMADR	;	INCREMENT VM ADDRESS
244	UZFF	D008		BNE	CKVRH3		
245	0301	Feor		INC	VMADR+1		TECT IS SUTION IN SILLED
					VMADR+1		TEST IF ENTIRE VM FILLED
		4940			#VMORG+8192	/25	0 215 CO
248	0307	F01F		BEQ	CKVERF	;	JUMP OUT IF SO

## VMTST K-1008 VISABLE MEMORY CHECKERBOARD PATTERN GENERATE AND VERIFY ROUTINES

250	030 <del>9</del> 030 <del>8</del>	C616	CKVRH3:	LDY Dec	#8 HBYTCT	;	RESTORE 8 BIT COUNT TEST IF FINISHED WITH A HORIZONTAL SCAN
251	030D	F00C		BEQ	CKYRV1	;	JUMP IF SO
252	030F	CA	CKYRH4:	DEX		;	DECREMENT SQUARE WIDTH COUNT
253	0310	DODD		BNE	CKVRH2	:	GO GENERATE NEXT DOT
254	0312	A513		LDA	CKDTAX	•	AT SQUARE BOUNDARY, FLIP COLOR
255	0314	49FF		EOR	#X'FF	,	
	0316			STA	CKDTAX		
		4CED02		JMP	CKYRH1		GO GENERATE NEXT DOT
258	0310	TOEBOL		UPII	OKTAII2	•	OU GENERALE NEXT DOT
259				CINICH	VERTICAL	CC AM	
260			•	LINTON	VERTICAL	JUAN	
	0310	0615	CHADIA.	050	OUVET		ACADEMENT COURSE METAUT
		C615	CKVRV1:	DEC	CKYCT		DECREMENT SQUARE HEIGHT
262	031D	DOC6		BNE	CKYRH	;	GO GENERATE NEXT LINE
263	031F	A514		LDA	CKDTAY	:	AT SOUARE BOUNDARY, FLIP COLOR
264	0321	49FF		EOR	#X'FF	•	
	0323			STA	CKDTAY		
		4CE102		JMP	CKVRV		GO GENERATE NEXT LINE
		402102		UMP	CATRI	,	OU GENERALE MEAL LINE
267							
268	0328	60	CKVERF:	RTS		;	RETURN
269							

#### YMTST K-1008 VISABLE MEMORY RANDOM PATTERN GENERATE AND VERIFY ROUTINES

			PAGE	'RANDOM PAT	TTERN GENERATE AND VERIFY ROUTINES'
270		;	RANDOM		ORED IN SCRAMBLED ORDER GENERATE ROUTINE
271	4000	BUDGEN -			INITIALIZE ADDRESS COUNTED
272 0329 273 032B	A900	RNDGEN:	LDA	#U	; INITIALIZE ADDRESS COUNTER ; TO 8192
274 0320			STA	AUURU I	; 10 8192
275 0320	A920		LDA	# IN312/ 230	
275 0325	850A 207103	CTOD OU.	STA	ADDRCT+1	ATHERATE A RANDOM HUMBER
277 0331	20/103	210KPH:	JSR	KAND	; GENERALE A KANDUM NUMBER
277 0334			JSR	MADUK	; FURM A SCHAMBLED MEMORY ADDRESS
278 0337	A505 A200 810B C609 D0F0 C60A D0EC		LDA	KANDNO	; STURE A KANDUM BYTE
2/9 0339	A200		LUX	#U	; GENERATE A RANDOM NUMBER ; FORM A SCRAMBLED MEMORY ADDRESS ; STORE A RANDOM BYTE ; INDIRECTLY THROUGH SCRAMBLED MEMORY ; ADDRESS AT SCMEMA ; DECREMENT ADDRESS COUNTER ; AND LOOP IF NOT ZERO
280 0338	810R		SIA	(SUMEMA,X)	; ADDRESS AT SCHEMA
281 0330	C009		DEC	ADDRC I	; DECREMENT ADDRESS COUNTER
282 U33F	CCCA		RNF	STORPH	; AND LOOP IF NOT ZERO
283 0341	COUA		DEC		
284 0343	DOFC		BNE	STORPH	
285 0345	60		RIS		; RETURN WHEN DONE
287					<u> </u>
288		;	RANDOM	PATTERN STO	RED IN SCRAMBLED ORDER VERIFY ROUTINE
289					
290 0346	A920 850A	RNDVER:	LDA		; INITIALIZE ADDRESS COUNTER
291 0348	850A		STA	ADDRCT+1	
292 034A	207103	VERFPH:		RAND	; GENERATE A RANDOM NUMBER
293 034D	205F03		JSR	MADOR	; FORM SCRAMBLED MEMORY ADDRESS
294 0350	A10B		LDA	(SCMEMA,X)	; GET DATA FROM MEMORY INDIRECTLY
295 0352	207103 205F03 A108 4505 D008 C609 D0F0 C60A D0EC		EOR	RANDNO	; GENERATE A RANDOM NUMBER ; FORM SCRAMBLED MEMORY ADDRESS ; GET DATA FROM MEMORY INDIRECTLY ; THROUGH SCMEMA ; GO RETURN ON UNEQUAL COMPARE ; DECREMENT ADDRESS COUNTER ; AND LOOP IF NOT ZERO
296 0354	D008		BNE	VERRET	; GO RETURN ON UNEQUAL COMPARE
297 0356	C609		DEC	ADDRCT	; DECREMENT ADDRESS COUNTER
298 0358	DOF0		BNE	VERFPH	; AND LOOP IF NOT ZERO
299 035A	C60A		DEC	ADDRCT+1	
300 035C	DOEC		BNE	VERFPH	
301 035E	60	<b>VERRET:</b>	RTS		; RETURN
302		;	SCRAMBI	ED MEMORY A	ADDRESS FORMATION ROUTINE
303		;	USES AD	DRCT AND SE	EED TO FORM A SCRAMBLED ADDRESS IN SCMEMA
304					
305 035F	A507	MADDR:	LDA	SEED	; GET LOWER BYTE OF RANDOM NUMBER
306 0361	4509		EOR	ADDRCT	GET LOWER BYTE OF RANDOM NUMBER EXCLUSIVE-OR WITH LOWER ADDRESS LOWER BYTE OF RESULT GET UPPER BYTE OF RANDOM NUMBER EXCLUSIVE-OR WITH UPPER ADDRESS SAYE SIGNIFICANT BITS OF RESULT ADD IN FIRST PAGE NUMBER OF BOARD BEING TESTED RETURN
307 0363	8508		STA	SCMEMA	: LOWER BYTE OF RESULT
308 0365	A508		LDA -	SEED+1	: GET UPPER BYTE OF RANDOM NUMBER
309 0367	450A		EOR	ADDRCT+1	: EXCLUSIVE-OR WITH UPPER ADDRESS
310 0369	291F		AND	#YMSGBT	: SAVE SIGNIFICANT BITS OF RESULT
311 036B	18	•	CLC		• • • • • • • • • • • • • • • • • • • •
312 036C	6920		ADC	#YMORG/256	: ADD IN FIRST PAGE NUMBER OF BOARD
313 036E	850C		STA	SCMEMA+1	: BEING TESTED
314 0370	60		RTS	-	: RETURN
315					<b>3</b> 100 100 100 100 100 100 100 100 100 10
316					And the second s
317		•	RANDOM	NUMBER GENE	RATOR SUBROUTINE
318			ENTER V	ITH SEED IN	
319			EXIT H		DOM NUMBER IN RANDNO
320		•	HSES 16		ACK SHIFT REGISTER METHOD
321		•	DESTROY	S REGISTER	
322		,	JEJINUI	2 VEGIZIEK	es emu i
	800A	RAMD .	LDY	#8	; SET COUNTER FOR 8 RANDOM BITS
0.0 00/1		TOTINO .	201	# U	PET COUNTRY FOR O MANOR DITS

## VMTST K-1008 VISABLE MEMORY RANDOM PATTERN GENERATE AND VERIFY ROUTINES

					<del>-</del>		
324	0373	4A 4505 4A 4505 4A 4505 4A 4505 4A 4506 4A 4A 4A 4A 4A 4A 4A 4A 4A 4A 64 66 66 66 60 60 60 60 60 60 60 60 60 60	RAND1:	LDA	RANDNO	•	FXCUISTVE_OR RITS 3 12 14 AND 15
325	0375	4A		LSRA		•	EXCLUSIVE-OR BITS 3, 12, 14, AND 15 OF SEED
326	0376	4505		EOR	RANDNO	•	G SEED
327	0378	4A		I SPA	TOTAL		
328	0379	4A		LSDA			
329	0374	4505		EUD .	RANDNO		
330	0370	44		LON			
331	0370	4506		LOKA	D. 1. 10. 10. 1.		
333	0375	44		EOR	KANUNU+1	;	RESULT IS IN BIT 3 OF A SHIFT INTO CARRY
332	0376	44		L SKA		;	SHIFT INTO CARRY
333	0300	44		LSKA			•
334	0301	4A		LSRA			
335	0382	4A		LSRA			
336	0383	2606		ROL	RANDNO+1	;	SHIFT RANDHO LEFT ONE BRINGING IN CARRY
33/	0385	2605		ROL	RANDNO		
338	0387	88		DEY		:	TEST IF 8 MEW RANDOM BITS COMPUTED LOOP FOR MORE IF NOT RETURN
339	0388	DOE9		BNE	RAND1	:	LOOP FOR MORE IF NOT
340	038A	60		RTS		:	RETURN
341						•	The Control
342			:	EXPONE	NTIALLY DISTRI	TRI	JTED RANDOM NUMBER SUBROUTINE RAND, 8 BIT RESULT RETURNED IN A BUTION MEANS THAT THE PROBABILITY OF A 20 IS THE SAME AS THE PROBABILITY OF A 0 200. LITY OF A ZERO RESULT IS ZERO.
343			•	RULES	OF USE SAME AS	5	DANO Q DIT DECINT DETINATED IN A
344			í	AN FYP	OMENTIAL DIST	)   1	DITION MEANS THAT THE DOODARY THE
345			-	RESINT	RETWEEN IN A	NU V T E	20 IC THE CAME AC THE PROBABILITY OF A
346			:	DECINT	DETWEEN 100 A	NU A ME	SO 12 INC SAME WE HE NEGRABILITY OF W
347			:	MOTE T	DEINEEN 100 /	ANI.	7 ZOU.
348			•	MU1E II	MAI INE PRUBAE	3 IL	ITY OF A ZERO RESULT IS ZERO.
349	0388	207103	DADE VD .	100	DANO		007 710 1111
350	U38E	207103	KNULAF:		RAND	;	GET TWO NEW RANDOM BYTES
				JSR	RAND		
323	0303	A505		LDA	RANDNO	;	CONVERT ONE OF THE BYTES TO A RANDOM VALUE BETWEEN O AND 7 AND PUT IN Y AS A
355	0333	40		ANU	#/	;	VALUE BETWEEN O AND 7 AND PUT IN Y AS A
353	0395	A0		IAY		;	SHIFT COUNT
334	0390	4506		INY			
355	0397	A506		LDA	RANDNO+1	;	GET THE OTHER RANDOM NUMBER AND SHIFT IT
356	0399	88	RNDXP1:	DEY		:	RIGHT ACCORDING TO Y
35/	039A	F004		BEQ	RNDXP2	-	
358	039C	4A		LSRA			
359	039D	4C9903		JMP	RNDXP1		•
360	03A0	A505 2907 A8 C8 A506 88 F004 4A 4C9903 0900 F0E7 60	RNDXP2:	ORA	#0		TEST FOR A ZERO RESULT PROHIBIT ZERO RESULTS RETURN
361	03A2	FOE7		8EO	RNDEXP	:	PROHIBIT TERM RESULT
362	03A4	60		RTS		:	DETIRU
363						•	AC I UAN
364	0000			.END			
O ERR	OR LI	NES		· LND			

